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connected from a local FIFO through each node’s com- 
munication link transceiver. Status and control signals 
from the neighboring nodes are delivered over supervi- 
sory lines to inform the local node that the neighbor 
node’s FIFO is empty and the bidirectional link be- 
tween the two nodes is idle for data communication. A 
clocking line between neighbors, clocks a message into 
an empty FIFO at a neighbor’s node and vica versa. 
Either neighbor may acquire control over the bidirec- 
tional communication link at any time, and thus each 
node has circuitry for checking whether or not the 
communication link is busy or idle, and whether or not 
the receive FIFO is empty. Likewise, each node can 
empty its own FIFO and in turn deliver a status signal 
to a neighboring node indicating that the local FIFO is 
empty. The system includes features of automatic mes- 
sage rerouting, block message transfer and automatic 
parity checking and generation. 
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CONCURRENT HYPERCUBE SYSTEM WlTH 
IMPROVED MESSAGE PASSING 
BACKGROUND OF THE INVENTION 
5 
1. Origin of the Invention 
The invention described herein was made in the per- 
formance of work under a NASA contract, and is sub- ’’ 
ject to the provisions of Public Law 96-517 (35 USC 
202) in which the Contractor has elected to retain title. 
2. Field of the Invention 
The invention relates to concurrent computing sys- 
tems wherein identical computers are connected in a 
hypercube configuration. More particularly, each com- 
puter or node processor includes a novel apparatus and 2o 
method for efficiently controlling message communica- 
tion tasks within the entire system. 
3. Description of the Prior Art 
A concurrent processing system with a plurality of 25 
I5 
concurrently operating computers (“nodes” 1,2,4,8, 16 
. . . ,2nwhere n, is any integer) is known in the art. Each 
node has a processor and the nodes are connected via 
communication lines in a hypercube configuration. 
A new and improved hypercube system is fully de- 
scribed in a copending application antitled “Concurrent 
Computing System Through Asynchronous Communi- 
cation Channels,” having Ser. No. 754,828, filed on July 
12, 1985 and assigned to the California Institute of 
Technology. In the hypercube or “cosmic” cube system 
of the above-identified application, packets of data hav- 
ing message headers are moved from node to node 
through point-to-point bidirectional asynchronous com- 
munication channels. Each line of a channel is unidirec- 
tional and includes a pair of first-in-first-out (FIFO) 
buffers. A transmit FIFO and a receive FIFO are 10- 
cated at each end of each line between neighboring 
nodes. Every cosmic cube node processor brings each 
received packet into the node, stores the packet, exam- 
ines a destination-indicator in a message header located 
in the packet, and either uses the packet or reroutes it in 
accordance with a common routing algorithm for the 
overall system. 
A description of prior art and certain definitions of 
relevance to this invention are supplied in the cosmic 
cube application and will not be repeated herein. For 
brevity certain information from the cosmic cube appli- 
cation is incorporated by reference herein. Although 
the cosmic cube system is highly efficient, we have 
discovered in this invention that the communication 
speed may be increased while the number of FIFO 
buffers and associated handshaking is reduced in com- 
parison to that of the cosmic cube system. 
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SUMMARY O F  THE INVENTION A network of 
microprocessors, or nodes, are interconnected in an 
n-dimensional cube having bidirectional 
communication lines along the edges of the 
n-dimensional cube. Each node is processor network 
includes I/O subprocessor dedicated to controlling 
communication of message packets along a bidirectional 
communication link with each end thereof terminating 
at an I/O controlled transceiver. Transmit data lines are 
directly connected through that node’s communication 
line transceiver. Status and control signals from the 
neighboring nodes are delivered over supervisory lines 
to inform the local node that the neighbor node’s FIFO 
is empty and the bidirectional channel between the two 
is idle for data communication. A clocking line between 
neighbors, clocks a message into an empty FIFO at a 
neighbor’s node and vice versa. 
The communication line between transceivers at ad- 
joining neighbors is bidirectional and is shared by both 
neighbors. Either neighbor may acquire control over 
the bidirectional communication line at any time, and 
thus each node has means for checking whether or not 
the communication line is busy or idle, and whether or 
not the receive FIFO is empty. Each neighbor is con- 
nected by a plurality of supervisory lines to a neighbor- 
ing node, and each node sends status or control signals 
to neighboring nodes, which signals indicate that data 
communication may take place. Likewise, each node 
can empty its own FIFO and in turn deliver a status 
signal to a neighboring node indicating that the local 
FIFO is empty. 
The system of this invention includes the following 
novel features: 
A. automatic rerouting; 
B. simultaneous broadcast to all neighboring nodes; 
C. block data transfer to and from local FIFO and 
D. automatic parity generation and checking of a 
BRIEF DESCRIPTION O F  THE DRAWINGS 
FIG. 1 is a highly simplified view of a cube connected 
multiprocessor system having data and control lines 
between processors, which processors are shown sim- 
ply as circles at the vertices of the cube; 
FIG. 2 is a block diagram showing more detail of 
nodes connected to one vertex of the cube of FIG. 1; 
FIG. 3 is a more detailed block diagram of a dedi- 
cated I/O processor together with a message communi- 
cation network and supervisory and control circuits at a 
pair of nodes; 
FIG. 4 supplies more detail on how tranceivers and 
FIFO’s at both ends of a channel link are controlled by 
a local I/O processor; 
FIG. 5 is a block diagram showing a more detailed 
diagram of the microsequencer-controller of FIG. 4 
FIG. SA is a timing diagram helpful in understanding 
FIG. Sa; 
FIG. 6. depicts a block of data; 
FIG. 7 is a flow chart depicting a generalized case of 
a message being communicated between neighboring 
nodes; 
FIGS. &, 86 and 8c together constitute a flowchart 
depicting, in three parts - &, 86, 8c, a generalized case 
of a node responding to its own FIFO full interrupt and 
sending out a message packet to any or all of its neigh- 
bor nodes; 
main memory, and between neighboring nodes; and 
message packet. 
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FIGS. 90 and 96 together constitute a flowchart, in 
two parts - 9u, 96 depicting a block read from a FIFO; 
and 
FIGS. 1Oa and lob together constitute a flowchart, in 
two parts - lOa, 106, depicting a block write into a 
FIFO. 
DESCRIPTION O F  THE PREFERRED 
EMBODIMENT 
Concurrent processors, which are connected in a 
hypercube configuration in accordance with this inven- 
tion, allow every node a marked degree of flexibility in 
transmitting message packets. Each packet, as used 
herein, includes a fixed-length data block that may be 
sandwiched between a message header and a message 
trailer. Each node has an I/O processor which is dedi- 
cated solely to the task of communication of message 
packets throughout the entire system. Message packets 
at any node can be originated locally and broadcast to 
any or all adjoining neighbor nodes. Message packets, 
which originate elsewhere, can also be received locally 
and will automatically be rerouted over an idle channel, 
as appropriate, according to information in the message 
header. 
Before explaining in detail the steps involved by 
hardware and software of this invention in providing 
flexibility and simplicity of message packet communica- 
tion, a brief review of the overall system operation as 
depicted in FIG. 1 is believed in order. FIG. 1 depicts a 
hypercube configuration of three dimensions, n equal to 
3, wherein each processor or node location is shown 
simply as a circle at the vertices of the cube 20. Bidirec- 
tional communication links along the edges only of the 
cube 20 are shown in heavy lines with double-headed 
arrows. The arcs 21 through 26, shown in light lines 
between the nodes identified with binary labels 000 
(Node A) and 001 (Node B), designate a plurality of 
supervisory and control channels. As will be explained 
in detail, a supervisory channel is one that delivers a 
signal from a local or neighboring node, which signal 
will permit the receiving node to determine whether or 
not message communication between the two nodes can 
take place. The supervisory channels transmit signals 
which include the status of a neighbor’s FIFO, and 
whether or not the neighboring node has latched up the 
data link for a message communication of its own. The 
supervisory channels, although only shown in FIG. 1, 
for two nodes, also come to a local node from all of its 
adjoining neighbors. A neighbor node’s condition is 
reflected by a supervisory signal being interpreted at 
the local node as a “status” signal. Another supervisory- 
type signal is the control signal at a node which sets that 
node’s transceiver so that a message communication can 
take place. Such signals are hereinafter called local 
control or just ‘‘control” signals. For example, when a 
neighboring node latches up a data link, that action at 
the local node is a data link busy status signal. The final 
non-data signal of interest is a clock signal which is sent 
from a local node to neighboring node@) in order to 
load data into the neighboring node@) receive FIFO@). 
Note that each of the eight nodes of FIG. 1 has a unique 
binary label, or designator, associated with each node as 
shown in the legend of FIG. 1. Node designations A, B, 
etc. are assoCiated with a particular order of binary 
labels as shown by their position in FIG. 1. A three bit 
group identifies all eight nodes of a three dimensional 
cube. 
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TABLE 1 
BINARY 
LABEL 
NODE LETTER DESIGNA- DIRECTION OF 
5 DESIGNATOR TOR DIMENSION CHANGE 
A wo (M.S.B., Middle Bit, L.S. E.,) 
B 001 (Y Dir. 2 Dir X Dir) 
C 010 X Dir: 
D 01 I wo<->001 010<->011 
E 1M) 100<->101 110<->111 
F 101 Y Dir: 
G 1 IO ooo<-> 100 001 <-> 101 
H I l l  010<->110011<->111 
10 
Z Dir: 
~ < - > 1 0 1 0 0 1 < - > 0 1 1  
100<->110 101<->111 
15 
The rightmost column of Table 1 explains that a partic- 
ular placement of the binary labels is employed at the 
vertices of the cube 20 in order to provide a simple way 
20 of determining message movement in the system. As 
shown in that column, associated with the least signifi- 
cant, or right-most, bit of the binary label, is a move- 
ment in the X or horizontal direction. Thus each node 
that is adjacent in the four horizontally-located-X direc- 
25 tions of FIG. 1 differ by a binary “1” only in the L.S.B. 
position. A binary “1” in that position is indicative of a 
movement in an X direction. In a similar manner, the 
designators differ by “1” in the mid-bit location for Z 
movement into and out of the paper; and by a “1” at the 
30 most significant, or left-most bit location indicative of Y 
movement. 
Thii particular placement and assignment requires 
only that the destination descriptor or address from the 
header be modulo-two added to that node’s own desig- 
35 nator in order to see if it is for the local node or if it is 
to be moved in an X, Y or Z direction. As an example, 
if node 001 receives designator 011, the exclusive or 
output has a “1” only in the mid-bit location, and thus it 
is to be moved in the Z direction. If address 101 is re- 
40 ceived at 001, the difference is a “1” in the M.S.B. loca- 
tion or Y direction indicating a required movement in 
that direction. Examination of FIG. 1 and Table 1 
shows that the rule called an EXOR (“exclusive or”), 
algorithm applies throughout the cube. it also holds 
45 true for any k dimensions wherein lowest order (L.S.B.) 
movement is always first, mid order next and so on up 
to highest order (M.S.B.). Reference to the cosmic cube 
application will supply further details of address read- 
ing and message passing, if necessary. Suffice it to say 
50 for this invention, that only the destination address need 
be modulo-two decoded, or added to the local address, 
by any suitable address decoder prior to message move- 
ment. 
FIG. 2 depicts node A (OOO) in more detail. As shown 
55 by FIG. 2 the three bidirectional data links 20,4,B, 20A.C 
and 2 0 4 ~  are connected in X, Z and Y directions, re- 
spectively. Although not shown, a total of six non-data 
(supervisory, control, clock) channels also connect each 
node such as node A to node B, A to E, A to C and 
60 vice-versa. In this simplified example, node A has only 
three immediately adjoining neighbors. Each of the 
bidirectional data links, such as 2 0 ~ ~  and 20,4,E are ter- 
minated at the ends by a two-state, three-port trans- 
ceiver 3 0 ~ , ~ ,  3 0 ~ j ,  ~OA,E, 3 0 ~ ~ .  Such transceivers are 
65 normally maintained in a receive condition so that the 
node location, if appropriate, can receive data from any 
neighbor at any random and unknown time that a neigh- 
bor may arbitrarily select. 
4,8 14,980 e 
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Associated with transceiver 3 0 ~ a i s  a circle 2 having 
a “T/R” legend, wherein transmit is a “T“ and receive 
is an “ R .  Similar status exists for all transceivers. Con- 
sider the vertical movement between nodes A and E of 
FIG. 2. The R state at transceiver 30A,E permits data 
applied to data link 2 0 4 ~  by node E to move from a 
bidirectional port into the receive side of node A’s 
FIFO 3 5 ~ ~ .  Subscript E,A indicates that the particular 
FIFO, from among several at node A’s location is as- 
signed to receive data from node E only. When data is 
moved from node E to node A, the transceiver 3 0 ~ ~  at 
node E is set to a transmit, or T, state by an I/O proces- 
sor at node E. 
Similarly a legend I D  associated circle 3 is shown for 
the data l i  MA,E and indicates whether that link is idle 
(“I”) or busy (“B”). Every FIFO also has a legend E/F 
shown within circle 4 which indicates whether it is 
empty (“E) or full (“F”). Each of the states shown by 
the legends may be set or checked by a micro-sequencer 
controlled by the node’s I/O processor. 
FIG. 3 is a detailed block diagram showing the inter- 
connections of two neighboring nodes as depicted in 
FIGS. 1 and 2. The detailed control, supervisory and 
data link operations will be described for only two 
nodes with the understanding that it is applicable to all. 
Dashed line 699 divides the supervisory channels and 
data links into nodes 600 and 650. Each node to a con- 
siderable degree is a mirror image of its neighbor node 
and thus the description of one applies to both. 
FIFO 601, when filled, emits a FIFO full status signal 
on lead 602. That signal creates an interrupt which 
causes the local microsequencer to apply several FIFO- 
unloading clocks on lead 603. These clocks will empty 
data from FIFO 601 into the communication link 605. A 
comparable operation for FIFO 650 is achieved by 
leads 652 and 653 at node 651. 
The microsequencers at each node location 600 and 
650 control where data on communication links 605 and 
655 is stored. When all the data has been removed from 
FIFO 601, a FIFO empty signal emitted from FIFO 601 
is applied through a driver 606 over a supervisory chan- 
nel 607 to node 650. In a comparable manner, an empty 
FIFO 651 at node 650 signals that empty status to node 
600 by a signal on channel 657 via driver 656. 
Before data can be transmitted from any node such as 
600 to node 650, for example, the first thing that is 
checked is the status of the remote FIFO. Assume that 
a data transmission from node 600 is desired and at that 
time the FIFO 651 at node 650 is empty. That empty 
status condition of FIFO 651 is available to the mi- 
crosequencer at node 600 by virtue of a signal on lead 
608 via driver 609. 
Since the empty status has been verified the next 
condition that must be checked is the condition of the 
data link 640. The condition of data link 640 is dictated 
by the status of transceiver 662, which status is indi- 
cated by a signal condition on lead 644. The transceiver 
662 is normally in a receive state. If the channel 640 is 
seized by node 650, then a channel latch signal is applied 
to lead 664 and transceiver 662 changes from a receive 
to a transmit state. A channel latch signal on lead 664, in 
turn, is delivered to node 600 via drivers 665 and 614. 
At node 600 a channel latch command is acknowledged 
as a data channel 640 “busy” signal. Conversely, the 
absence of a channel latch signal on transceiver 662 is 
read at node 600 as an indication that data link 640 is not 
latched and thus is in an “idle” state. When FIFO 651 is 
empty and data link 640 is idle, the two conditions for a 
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6 
message commdcation from node 600 to node 650 
have been fulfilled. Immediately node 600 latches its 
own transceiver 612 into a transmit condition by apply- 
ing a transmit signal level on lead 618. That signal level 
locks the local transceiver 612 into a transmit mode, and 
thus completes a data message link from the communi- 
cation link 605 directly through connected link 615, 
transceiver 612 and data link 640. The latched condition 
of transceiver 612 is reflected into node 650 via drivers 
635 and 675 as a data link busy signal. 
In the meantime, however, for a data message to be 
transferred it is necessary for transmit clock signals to 
be sent from node 600 to node 650 to push the data 
message into FIFO 651. These transmit clocks are ap- 
plied at lead 628 via drivers 629 and 679. The clock 
signals from node 600 load FIFO 651 at node 650. 
In order to achieve data movement, it should be 
noted that the channel latch signal on leads 618 or 644, 
via drivers 635, 675 and 665, 614 respectively, is propa- 
gated from one node to the other. Every driver at any 
given node is chosen with a delay time that is matched 
to the delay time of signals passing through the node’s 
transceiver. Likewise, all transceivers throughout the 
system have identical delay times in order to maintain 
an overall system synchronization. Thus when clock 
signals, for example, are sent to load/unload a neighbor 
node’s FIFO, the total delay time for that clock signal is 
matched to the total delay time for data moving 
through the transceivers at both nodes. 
FIG. 4 depicts an I/O processor with the communi- 
cation network and the microsequencer 35. Mi- 
crosequencer 35 is the main controller of all of the cir- 
cuitry shown in FIG. 3. Not all of the connections to 
various registers which are controlled and sensed by 
microsequencer 35 are shown. The manner of sensing 
and control will become clear in connection with a 
description of the various registers of FIG. 4 and the 
flow charts to be described subsequently. 
An 1/0 processor 40, which in a preferred embodi- 
ment is a MC68020, initializes microsequencer 35 by 
invoking the correct addresses to microsequencer 35. 
Once initialized, microsequencer 35 is sequenced 
through a series of states, with each state invoking a set 
of commands to the various control points of the cir- 
cuits in FIG. 4. A more detailed explanation of mi- 
crosequencer 35 and these control states is provided 
later in connection with a description of FIG. 5 and 5A. 
A total of eight FIFO units 100 through 107 are pro- 
vided in a preferred embodiment. Each FIFO is capable 
of storing sixty-four eight bit bytes. When completely 
filled, the FIFO emits a FIFO full signal on leads 110 
through 117. Associated with FIFO’s 100 through 107 
is a full FIFO interrupt mask register 119. The mask 
register 119, in a manner well known in the art, re- 
sponds to a full FIFO signal on any or all of input leads 
110 through 117 by setting an appropriate flag signal bit 
on one of the eight output leads 120 through 127. A full 
FIFO interrupt is also delivered to the I/O processor 40 
and to the microsequencer 35. Since an interrupt proce- 
dure is employed, a full FIFO interrupt requires a deter- 
mination of the particular identity of the FIFO that is 
full. I/O processor 40, in response to the interrupt, 
decodes that identity by decoding the output leads 120 
through 127, each of which is uniquely associated with 
one each of FIFO’s 100 through 107, to determine 
which one is true. 
A full FIFO interrupt is indicative of a local node 
operation. This is in contrast to an empty FIFO inter- 
4,814,980 
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rupt, which is associated with an operation involving a tion purposes, assume that one of the FIFOs 100 
non-local node. In response to a full FIFO interrupt, all through 107 is to be read and that a header is at the top 
of the data in the interrupting FIFO can now be un- of the FIFO that is full and must be read. Under this 
loaded onto the local eight-bit or line bus 90. Communi- assumption eight-bit wide half words will be popped up 
cation bus 90 first delivers the header to I/O processor 5 sequentially from a FIFO. The first half word is the 
40. Processor 40 reads the identity of the designator or M.S.B. the next half-word is the 2nd M.S.B., etc. FIG. 
address and applies the rules of the routing algorithm 5 depicts, a more detailed view of the microsequencer 
discussed earlier. If the data in the full FIFO is properly 35 of FIG. 4. In FIG. 5, a plurality of input leads 700, 
destined for the local node, e.g. the modulo-two s u m  of etc., are connected to an address decoding section 720 
the local address and header address is a binary zero, 10 of an erasable programmable read only memory 
then the FIFO is unloaded into a main or other memory (“EPROM”) 750. The motorola MC68020 control pro- 
45 at the local node. Note that no requirement for latch- cessor, in our preferred embodiment, invokes a proper 
ing the bidirectional communication link 640 is manda- address by supplying an address signal as a seven-bit 
tory when the destination shows that the packet is for word to address lead 700. That address is decoded by 
the local node. This is in contrast to the situation 15 decoder 720, and a proper jump is made to an addressed 
wherein the destination address is non-local. In that location within EPROM 750. A routine within the 
event, an idle bidirectional data channel is required. EPROM 750 is selected and is executed while a given 
A channel busy register 300 and a channel latch address is held at input lead 700. Once addressed, a 
buffer register 330 each having eight input leads 200 sequence of instructions called microcoding is output- 
through 207, and 230 through 237 are available for a 20 ted in a pipeline register 770. Each binary position in 
non-local transfer of a message. Associated with each register 770 is connected to a particular control point in 
one of the registers 300 and 330 are eight output leads the circuit of FIG. 4. Before supplying a representative 
210 through 217 and 240 through 247, respectively. As example of how such circuits are controlled, a charac- 
shown in FIG. 4 the input leads 200 through 207 and the teristic of a pipeline register is noted with reference to 
output leads 240 through 247 of registers 300 and 330 25 FIG. SA. 
respectively come from and go to neighboring nodes. and tl, FIG. SA, a com- 
Only one neighbor node channel to and from a neigh- plete address involves a higher order address 781, such 
bor’s channel busy buffer register 388 and a channel as 01 10100, and a lower order address 783, such as oo00. 
latch buffer 390 are shown but it is to be understood that The lower order address is automatically sequenced 
the other seven leads go to and come from other neigh- 30 during the time that a higher order address is held so 
boring nodes not shown. Similarly, an empty FIFO that a required number of microcode steps can be ac- 
buffer register 340 has output leads 250 through 257 complished. Each microcode includes address bits that 
which go to neighboring nodes an empty flags and change until a required number of steps for a given 
interrupt buffer 258. When all of the data is clocked out higher order address, or instruction, has taken place. 
of any of the eight FIFO’s 100 through 107 an appropri- 35 For example, note in FIG. 5, that the last four bits of 
ate one of leads 130 through 137, indicative of that pipe line register 770 are fed back by leads 780 as a new 
empty FIFO status receives the empty FIFO signal. In lower order address to the input of address decoder 720. 
response, an empty FIFO flag bit is set in register 340. Bit identity within the lower address portion thus con- 
Conversely, an empty FIFO flag and interrupt regis- trols the other bits in the pipeline register 770, and also 
ter 360 is connected to all the neighboring nodes by 40 controls each new microcode addressing sequence. As 
input leads 370 through 377. Any or  all neighboring shown, for example, in FIG. 5a an execution of a com- 
FIFO’s may supply FIFO empty signals to register 360, mand by sequencer 35 and the accessing of a next step 
and such signals set corresponding empty FIFO flags at within that command is done simultaneously by the 
register 360. Output leads 380 through 387 from register address feedback leads 780. 
360 are employed to deliver empty FIFO interrupt 45 A horizontal programming system is employed 
signals to the I/O processor 40. In defining this inven- wherein each bit in the control portion of the pipeline 
tion, an empty FIFO implies that a neighboring node’s register 770 goes directly to a control point in FIG. 4 
FIFO, as contrasted to a local FIFO, is involved in the without any decoding. For example, when a 27S45A 
operation. All local operations are set up with a four bipolar EPROM chip having 2Kx40 bits is employed, 
half-word, or thirty-two bit wide format. Accordingly, 50 in our preferred embodiment, the first several high 
each four half-words require an 8 to 32 conversion by order bits are used for control. The most significant pipe 
converter circuit 46, FIG. 4. Converter 46 receives line bit may, for example, control the channel latch. A 
eight-bit wide bytes and converts four of such bytes into binary “1” in that position sets the channel latch to a 
a thirty-two bit word or vice-versa. Each conversion latched or transmit position. The next most significant 
involves a most signifcant byte (“M.S.B.”), a second 55 bit is used, for example, to read a FIFO empty flag. The 
most si&icant byte (“2nd- M.S.B.”), a second-least next bit location sets the local transceiver to a transmit 
significant byte (“2nd- L.L.B.”), and a least si&icant mode etc. The manner of such control is well known to 
byte. Digital transceivers are employed in the conver- those of ordinary skill in this art and needs no further 
sion. In order to avoid any confusion these conversion description. FIG. 6 shows how a message packet would 
transceivers are defined as word-to-byte transceivers to 60 typically be configured for an 8-bit by 64 word message 
distinguish them from the FIFO, or data, transceivers used in our preferred embodiment. Quite obviously 
which interface the FIFO’s with the bidirectional data other message packet sizes are within the scope of our 
communication lines along the edges of the cube. invention. The first several bytes (eight bits each) define 
Byte converters 47, 48, 49 and 50 are shown within a message header 385. Typically, the header format 
converter 46, FIG. 4. Microsequencer 35 via lead 36 65 defines the destination address for the message packet 
controls the states of transceivers 47 through 50 in order by the first two bytes. The next two bytes define the 
to transmit or receive words and/or bytes depending source. The next bytes define the number of packets 
upon the direction of movement of data. For clarifica- which make up an entire message, the packet number 
As shown between time 
4.8 14,980 > -  
9 
etc. The parts of header 385 are clearly labelled, in FIG. 
6 and are self explanatory. If more detail is needed, one 
should check the cosmic cube application for applicable 
additional definitions and description. 
Data block 387 itself may not totally fill up all space 
allotted for data. As noted earlier, full FIFO interrupts 
are necessary for the system operation. An incom- 
pletely filled FIFO would not create a full FIFO inter- 
rupt even though all the actual data had been inserted 
following the header 385. Accordingly, the I/O proces- 
sor 40, FIG. 4 always fills the entire data block space 
386 with “1’s” or “0’s” in the space left over after a 
short message has been loaded. 
Trailer 387 involves several bytes as labeled in FIG. 
6. Again, most are self explanatory, and the cosmic cube 
definitions and descriptions may be reviewed if more 
detail is desired. Briefly, however, a message type 
would be whether an acknowledge is expected. Thus, if 
an error is detected, an acknowledge would supply the 
command to retransmit. Data type explain the character 
of data block 386. For example, data block 386 may 
represent an integer number, a real number, a floating 
point number, a character, etc. The parity is the final 
byte of every message packet. Its function and how it is 
generated will be explained in greater detail later. 
A parity unit 60, FIG. 4, monitors the data that ap- 
pears on communication bus 640. Parity unit 60 includes 
an Exclusive OR (“EXOR”) parity check circuit 61 and 
a parity register 62. Parity unit 60 both checks and 
generates the parity for a stream of data. 
Before loading or unloading a FIFO, the parity unit 
60 must be cleared first and then enabled. As the FIFO 
unloads data on the communication bus 640, the parity 
unit 60 via logic 61 checks the data and stores the results 
back to the parity register 62. Since register 62 is ini- 
tially set to a zero condition, the register contains the 
even parity of the data stream. As well known, even 
parity counts the number of binary ones, including the 
one that must beadded in the parity byte. That number 
must be even. The parity of the data packet is thus 
calculated, including the last byte of the packet which 
byte is its parity. Note the last byte of trailer 387, FIG. 
6. 
The two parities are compared by performing an EX 
OR logic operation in logic circuit 61. A nonzero of any 
of the 8-bit bytes indicates a parity error. Although only 
a single bit error per byte position is detectable by parity 
unit 60, this is sufficient in our invention as our commu- 
nication lines are short and the probability of double 
error on the same line is very remote. I/O processor 40 
reads the parity register 62 at the end of a message 
packet transfer to check the validity of the data. In our 
invention a dual function is performed by the parity unit 
60. When loading the FIFO, the I/O processor 40 loads 
the first 63 bytes of the packet, and the parity unit 60 
automatically loads the last parity byte. 
Turning now to FIG. 7 and the block diagram of 
FIG. 4, the operation involved when a node sends a 
message to a receive FIFO will be described. As shown 
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in FIG. 7, action block 400 creates a header of the type 60 
discussed above. The creation of the header involves 
the destination address. The next step, as shown by 
action block 401, is to determine whether the particular 
FIFO at the node to which the message is to be routed 
is empty. A check of the empty FIFO flags is thus made 65 
and the status of the appropriate one of nodes i, k . . . 1, 
is determined. Note in FIG. 4 that all neighboring nodes 
supply the empty status to register 360 via input leads 
10 
370 through 377, e.g. one of the nodes identified as 0,l 
. . . 7 in the three-dimensional cube example given ear- 
lier, would set an empty FIFO flag. In FIG. 4, I/O 
processor 40 would check the output leads 380 through 
387 of register 360 to make the status determination. 
Assume at this point that a broadcast is the instruction 
to be implemented. Decision block 402 must determine 
whether all FIFO’s are empty. If they are not, the oper- 
ation repeats by following the “no” loop until all 
FIFO’s are empty, at which time action block 405 
checks to determine if all the channels (i, k . . . I) are idle. 
That idlebusy information is present in register 300 and 
I/O processor 40 can, via microsequencer 35, latch the 
selected channel by a signal on register 330. Each chan- 
nel is thus set to busy in anticipation of a broadcast. A 
transceiver of each idle channel receives a channel latch 
command which locks the transceivers at each end of 
the idle channel into a busy or transmit mode. A mes- 
sage to be broadcast, as shown by action block 411, is 
then sent out over the latched channels into the empty 
FIFO’s at all neighboring nodes. Since several messages 
may often be required to make up a complete broadcast, 
decision block 415 determines whether or not more 
than one message packet is involved in the broadcast. If 
only one packet is involved, action block 425 unlatches 
all channels and the routine is at an end. 
On the other hand, if more packets are to be transmit- 
ted, it is essential to await a FIFO empty status until the 
next packet can be transmitted. If all FIFO’s are not 
empty, decision block 435 repeats its check until all 
FIFO’s are empty and the next message packet is sent 
out. When there are no more packets and the answer at 
decision circuit 415 is finally no, then action block 425 
unlocks all channels and the routine is at an end. 
It should be understood that a broadcast need not go 
to every node, but may go only to certain addressed 
neighbors, such as a particular three neighbors from a 
total of eight. Also, it is to be understood that only one 
node may be addressed, and that only one channel needs 
to be latched. Modifications, as necessary, in the gener- 
alized flow diagram will readily become apparent to 
those of ordinary skill in this art. 
FIGS. Sa, 86, and Sc together depict a flow chart 
showing how a node will receive a message packet, and 
send it out to k . . . 1 nodes, where k . . . 1 is equal to 1 
through 7 in the given example. The sequence of FIG. 
Sa starts with a receive full FIFO interrupt, which is 
delivered to the I/O processor 40 of FIG. 4 as described 
earlier. At that point, as shown by action block 510, the 
header of the message in the 1-FIFO is read, and, by a 
modulo-two addition, a determination by decision block 
515 will be made as to whether it is a local message, or 
whether it is destined for a neighboring node. If the 
message, according to decision block 515 is for a local 
node, and is to be stored, for example, in the local node’s 
main memory. Then all that is required is to enable the 
local node’s main memory. Action block 555 is satisfied 
when all packets are read and sent to the local and main 
memory. A message packet is read by action block 556, 
and decision circuit 557 checks to see whether more 
packets remain to be transfered. If not and that one 
message was for local and main memory only, then 
decision circuit 557 ends the procedure. If more packets 
are to be read, each reading operation requires that the 
i-FIFO is full. 
If the message is for neighboring nodes, the empty 
flag at the appropriate one(s) of the seven neighbors is 
checked by decision block 525, and, when all are empty, 
4,8 14,980 
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then the channel to those nodes, by action block 526, is links. Transfer of the bytes is otherwise the same as that 
checked to determine when the channels are idle. When described for FIGS. 9u, 96 and 9c. 
all appropriate channels are not busy the channels are The above description presents the best mode con- 
latched by action block 527. As shown in FIG. 86 action templated in carrying out our invention. Our invention 
block 535, thereafter, sends Out a header to the appro- 5 is, however, susceptible to modifications and alternate 
priate one(s) of the k . . . 1 FIFOS. constructions from the embodiments shown in the 
A block read, action block 560, then takes place. The drawings and described above. Consequently, it is not 
action in block 590 (FIG. 8s) is taken to check the FIFO the intention to limit the invention to the particular 
empty flags. When all FIFO’s are empty, decision block embodiments disclosed. On the contrary, the invention 
595 will yes and a block read at block 560 has 10 is intended and shall cover all modifications, sizes and 
occured. ne operation continues as long as more pack- alternate constructions falling within the spirit and 
e& are to be transmitted. When no more packets are scope of the invention, as expressed in the appended 
indicated by he aTISWer from decision circuit 565, the claims when read in light of the description and draw- 
ings. routine is over and the channel is unlatched. 
depicting a FIFO write operation. Again it is initially 
plished so that 
verified. 
FIGS. 9a, 96, 9c together constitute a flow chart l5 What is 
1. An asynchronous system of multiprocessor com- 
configured as a cube, which cube includes nodes at each 
comer of the cube, bidirectional communication lines 
20 for passing data messages along the edge of the cube, 
and any node in said network being designable as a local 
node which has its nearest nodes in said network desig- 
nated as immediate neighboring nodes, said system 
a dedicated I/O processor at every node assigned 
only for communication tasks throughout said 
cube-configured network, with each I/O processor 
operating independently of every other I/O pro- 
cessor in the network to control its own node’s data 
assumed that the software tasks have been accom- puters (“nodes”) connected in a hypercube network 
A. A FIFO empty flag at a destination node has been 
B. The data link to the destination node is idle. 
C. A “FIFO WRITE instruction has been issued; 
and comprising: D. Parity has been cleared. 
Thereafter, as shown in action block 910, FIG. 90, 
thirty-two bits that must be written into a remote FIFO 
are on the local bus 90. The four bytes, M.S.B., 2nd 
M.S.B., 2nd L.S.B. and L.S.B., are handled in the man- 
FIGS. 9u and 96. nodes; 
be advanced. That advance is done by a clock signal tional communication link which is connected be- 
which pops up the selected FIFO. Next, the 2nd M.S.B. tween a local node and each immediate neighbor- 
byte, as shown by action block 925 in FIG. 9a is loaded, 35 ing node; 
and microsequencer 35 causes the second most signifi- A FIFO-loading control line leading from a local 
cant byte to be loaded through W-to-B transceiver 49 node to each immediate neighboring node in said 
(FIG. 4). Parity check is again updated as shown by cube-configured network; and 
action block 930. It takes four eight-bit bytes to consti- associated with a local nod& 110 processor 
tute one thirty-two bit word and thus the operation is 4o and under control of said local 110 processor for 
repeated until the least significant byte has been loaded loading the neighboring node’s FIFO via signaling 
as shown by action blocks 940 and 950. When action over said bidirectional communication lines and 
block 950 has completed updating of the parity check, said control line. 
as shown at the end of the flow chart of FIG. 96, a bit 2. A system in accordance with claim 1 wherein data 
iS supplied from ~CrOWqUenCer 35 to tell the PrOCesSOr 45 masages to be routed through the FIFO’s of said 
40 that a new address can be issued and more unloading hypercube-configured network are each preceeded by a 
can take place. destination address, and further comprising: 
Although not shown by a separate flow chart, a means at each node associated with the dedicated I/O 
“FILL FIFO” is very similar to a write FIFO operation at that node for reading the destination address 
with, the additional fact that the operation described in 50 from each dam message in each node’s own FIFO; 
FIGS. 9u and 96 is repeated several times. Counter 716, and 
FIG. 5, is set to the required number of FIFO write means responsive to said destination address read by 
operations. As each individual write operation is fin- said reading means for either unloading the local 
ished a feedback operation, via lead 717, decrements the FIFO at the local node or for transferring the data 
counter 716. When the counter reaches zero the FILL 55 message in the local node’s FIFO to an empty 
FIFO operation will be concluded after that last FIFO receive FIFO at one of said immediate neighboring 
write step is finished. nodes as indicated by said destination address. 
The remaining flow chart of FIGS. 1Oa and 106 is self 3. A system in accordance with claim 1 and further 
explanatory, in light of the previous description, and 
only some of the differences will be noted. FIGS. 1Oa 60 transceivers at each node connected between each 
and lob depict a FIFO reroute, wherein the number of node’s FIFO and the bidirectional communication 
bytes to be counted is loaded into counter 716, FIG. 5, lines connected to said FIFO at each node, with 
and once those channels are latched the data is rerouted each transceiver being set to a receive or a transmit 
until counter 716 is decremented to zero. state; 
means at each node associated with the dedicated I/O 
explanatory in that a byte counter is again set and is then at that node for controlling the state of that node’s 
decremented. The transfer is a local operation, and thus transceivers and the state of the transceivers at said 
it is not necessary to latch any data communication immediate neighboring nodes, said transceivers, 
25 
ner shown by action blocks 920 , 930, 940 and 950 of 30 mesage passing to its own immediate neighboring 
a local FIFO at each node connected to a bidirec- After loading the M.S.B. byte, the Wlectd must 
comprising: 
A block read is not depicted. It is believed to be self 65 
13 
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when in a receive state, directly apply data from 
said bidirectional communication lines to said local 
node; and 
means associated with each of said transceivers, when 
said transceivers are in a transmit state, for directly 5 
applying data from said local FIFO to said bidirec- 
tional communication lines. nodes; 
4. A system in accordance with claim 3 and further 
means for storing at a local node a signal indicative of 10 
5. A system in accordance with claim 4 and further 
means at a local node for applying to an immediate 
neighboring node, a FIFO empty signal indicating 15 
that a local FIFO assigned to that neighboring 
node is empty. 
6. A system in accordance with claim 3 and further 
means at a local node responsive to the transmit state 20 
at any one of said transceivers for storing said state 
as a channel busy indication to an immediate neigh- 
boring node that the status of the bidirectional 
communication lines between the local node and 
said neighbor node is busy. 
7, A system in accordance with claim 6 and further 
a microsequencer associated with a dedicated local 
I/O processor and responsive to an absence of a 
channel busy signal from a transceiver at said desti- 30 
nation address for immediately latching said trans- 
ceiver to a transmit state when a data message is to 
be sent over the bidirectional communication lines 
connected to said transceiver. nodes; 
8. A system in accordance with claim 7 and further 35 
means at a local node for storing said channel latch 
signals associated with each transceiver; and 
means at a local node for supplying said channel latch 
signals from said local node to an immediate neigh- 40 
boring node which is connected to said transceiver. 
9. A system in accordance with claim 8 and further 
means at a local node for receiving, from all immedi- 
a dedicated I/O processor at every node assigned 
only for communication tasks throughout said cube 
configured network, with each I/O processor op- 
erating independently of every other I/O proces- 
sor in the network to control its own node’s data 
message passing to its own immediate neighboring 
a local storage means at each node connected to a 
bidirectional communication link which is con- 
nected between a local node and each immediate 
neighboring node; 
a control h e  leading from a local node to each imme- 
diate neighboring node in said cube-configured 
network and 
means associated with a local node’s I/O processor 
and under control of said local I/O processor for 
loading the neighboring node’s storage means via 
said bidirectional communication link and said 
12. An asynchronous system of multi-processor com- 
puters (“nodes”) connected in a hypercube network 
configured as a cube, which cube includes nodes at each 
comer of the cube, bidirectional communication lines 
for passing data messages along the cube, and any node 
25 in said network being a local node which has its nearest 
nodes in said network designated as immediate neigh- 
boring nodes, said system comprising: 
a dedicated I/O processor at every node assigned 
only for communication tasks throughout said 
cube-configured network, with each I/O processor 
operating independently of every other I/O pro- 
cessor in the network to control its own node’s data 
message passing to its own immediate neighboring 
a control line leading from a local node to each imme- 
diate neighboring node in said cube-configured 
network; and 
means associated with a local node’s I/O processor 
and under control of said local I/O processor for 
controlling message passing to an immediate neigh- 
boring node independently of message passing ac- 
tivity in other ‘nodes’. 
13. A system in accordance with claim 12 wherein 
data messages to be routed through said hypercube-con- 
ate neighboring nodes, signals indicative of an 45 figured network are each preceeded by a destination 
empty FIFO at said immediate neighboring address, and further comprising: 
node(s); and means at each node associated with the dedicated I/O 
control means supplying a FIFO-loading clock to at that node for reading the destination address 
said empty FIFO at said immediate neighboring from each data message in each node; and 
node(s) for loading data supplied from a local node 50 means responsive to said destination address read by 
into said FIFO at said immediate neighboring said reading means for either leaving the message 
node. at the local node or for transferring the data mes- 
sage to one of said immediate neighboring nodes as 
indicated by said destination address. 
14. A system in accordance with claim 12 and further 
transceivers at each node connected between each 
node and the bidirectional communication line 
connected to said immediate nodes, with said trans- 
ceivers being setable to a receive or a transmit 
state; and 
means at each node associated with the dedicated I/O 
at that node for controlling the state of that node’s 
transceivers and the state of the transceivers at said 
immediate neighboring nodes as required for said 
message passing activity. 
15. A system in accordance with claim 14 and further 
comprising: 
a full or empty status of each local FIFO. 
comprising: 
comprising: control line. 
comprising: 
comprising: 
comprising: 
10. A system in accordance with claim 5 wherein: 
a dedicated I/O processor at said immediate neigh- 
boring node responds to said FIFO empty signal 55 
received from said local node for loading the 
empty FIFO at said local node under control of 
said dedicated VO processor at said neighboring 
node. 
11. An asynchronous system of multi-processor com- 60 
comprising: 
puters (“nodes”) connected in a hypercube network 
configured as a cube, which cube includes nodes at each 
corner of the cubes, bidirectional communication lines 
for passing data messages along the edges of the cube, 
and any node in said network being designable as a local 65 
node which has its nearest nodes in said network desig- 
nated as immediate neighboring nodes, said system 
comprising: comprising: 
4,814,980 
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means at each node associated with each of said trans- 
ceivers, when said transceivers are in a transmit 
state, for directly applying data from said local 
node to said bidirectional communication lines. 
16. A system in accordance with claim 15 and further 5 
a local message storage means at each node; and 
means for storing at a local node a signal indicative of 
a full or empty status of that node’s local storage 
means. 
17. A system in accordance with claim 16 and further 
comprising: 
means at a local node for applying to an immediate 
neighboring node, a signal indicating that the status 
of a local storage means assigned to that neighbor- 15 
ing node is available to receive a data message from 
nation address for immediately latching said trans- 
ceiver to a transmit state when a data message is to 
be sent over the bidirectional communication lines 
connected to said transceiver. 
20. A system in accordance with claim 19 and further 
means at a local node for storing said channel latch 
signal associated with each transceiver; and 
means at a local node for supplying said channel latch 
signals from said local node to an immediate neigh- 
boring node which is connected to said transceiver. 
21. A system in accordance with claim 20 and further 
comprising: comprising: 
10 
cornmising: 
an inquiring node. 
18. A system in accordance with claim 14 and further 
means at a local node responsive to the transmit state 20 
at any one of said transceivers for storing said state 
as a channel busy indication to an immediate neigh- 
boring node that the status for the bidirectional 
communication lies between the local node and 
said neighbor node is busy. 
19. A system in accordance with claim 18 and further 
a microsequencer associated with a dedicated local 
I/O processor and responsive to an absence of a 
channel busy signal from a transceiver at said desti- 30 
comprising: 
25 
comprising: 
mkans a< a local node for receiving, from all immedi- 
ate neighboring nodes, signals indicative of an 
empty message storage means at said immediate 
neighboring node@); and 
control means supplying a message-loading clock to 
said empty storage means at said immediate neigh- 
boring nodds) for loading data supplied from a 
local node into said storage means at said immedi- 
ate neighboring node. 
22. A system in accordance with claim 17 wherein: 
a dedicated I/O processor at said immediate neigh- 
boring node responds to said local-storage-means- 
empty signal received from said local node for 
loading said storage means at said local node under 
control of said dedicated I/O processor at said 
neighboring node. * * * * *  
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